

Google scholar (transferring data block flash memory memory) Search Advanced Scholar Search Scholar Preferences

Scholar  New! Articles and patents anytime include citations Results 1 - 10 of

System and method for encoding **data** to reduce power and time required to write the encoded to a **flash memory**

RD Norman - US Patent 6,292,868, 2001 - Google Patents

... The pro- cessor periodically polls the **data** I/O pins to read the contents of status **register** 126 in order ... it is desired to erase all the cells of array 16 (or an erase **block** of the ... Each **memory** chip implements an array of **flash memory** cells organized into independently erasable **blocks** ...

[Cited by 18](#) - [Related articles](#) - [All 4 versions](#)

Power management of non-volatile **memory** systems

RE Payne - US Patent 7,681,057, 2010 - freepatentsonline.com

... 5353256, **Block** specific status information in a **memory** device, October, 1994, Fandrich et al. ... Dynamic random access **memory** device having addressing section and/or **data transferring** path arranged ... 5341339, Method for wear leveling in a **flash** EEPROM **memory**, August, 1994 ...

[Related articles](#) - [Cached](#) - [All 2 versions](#)

Redundant **storage controller** system with enhanced failure analysis capability

PA Ashmore - US Patent 7,681,089, 2010 - freepatentsonline.com

... addresses from the cache **memory** 144, CPU **memory** 104, and/or **FLASH memory** 162. ... At **block** 404, the RAID **controller** 102 has booted and is performing normal operations. ... is servicing I/O requests from the host **computers** 114 and responsively **transferring data** between the ...

[Related articles](#) - [Cached](#) - [All 4 versions](#)

Providing indeterminate read **data** latency in a **memory** system

PW Coteus, KC Gower, WE Maule, RB ... - US Patent ..., 2010 - freepatentsonline.com

... 4641263, **Controller** system or emulating local parallel minicomputer/printer interface and **transferring** serial **data** to remote line printer, ... 4486739, Byte oriented DC balanced (0,4) 8B/10B partitioned **block** transmission code, December, 1984, Franaszek et al. 340/347DD. ...

[Cached](#)

Arbitration system and method for **memory** responses in a hub-based **memory** system

Il Bruce... - **Memory**, 1973 - freepatentsonline.com

... September, 1993 - 5243703 System for DMA **block data transfer** based on ... synchronous DRAM interface supporting a **plurality** of orderings for **data block** transfers within ... 1998, MODULAR SYSTEM FOR ACCELERATING **DATA** SEARCHES AND **DATA** STREAM OPERATIONS. ...

[Related articles](#) - [Cached](#)

HIGH PERFORMANCE **FLASH** CHANNEL INTERFACE

RK Kanade, G Racino, M Wiles - 2009 - freepatentsonline.com

... or more of the **plurality** of **registers**; a configurable control component for directing **transfer** of **data** ... interfaces to facilitate high speed **flash memory** operations while maintaining **data** integrity through ... 5 illustrates a **block** diagram of an exemplary non-limiting embodiment of a **flash** ...

[Cached](#)

Methods and systems for a **storage** system with a program-controlled **switch** for routing **data**

MJ Bullen, SL Dodd, WT Lynch, DJ Herbison - 2008 - freepatentsonline.com

... As another example of bad **block** remapping, if for example only one **memory** device on a **memory** section is faulty, a control processor 34 in ... To accomplish this, the control processors 34 may, for

example, direct the CDA 16 to **transfer** a back-up version of the **data** for the ...

[Related articles](#) - [Cached](#)

Network packet switch using shared **memory** for repeating and bridging packets at media rate

JJ Picazo Jr, PK Lee, RP Zager - US Patent 5,742,760, 1998 - [Google Patents](#)

... 21, 1998 Sheet 12 of 13 ETHERNET PROCESSOR ALLOCATES ADEQUATE **BLOCK OF MEMORY** FOR RCV & XMIT BUFFERS FOR NUMBER OF LCC'S ... The Networks serve the purpose of connecting many different transport layer manages the **transfer** of **data** from a ...

[Cited by 80](#) - [Related articles](#) - [All 4 versions](#)

Method for selecting memory busses according to physical **memory** organization information associated with virtual address translation tables

RB Tremaine - US Patent 7,636,833, 2009 - [freepatentsonline.com](#)

... 6505305, Fail-over of multiple **memory blocks** in multiple **memory** modules in ... 6704842, Multi-processor system with proactive speculative **data transfer**, March, 2004, Janakiraman et al. ... 20050220097, Expedited **data** transmission in packet based network, October, 2005, Swami ...

[Related articles](#) - [Cached](#)

Flash memory controller controlling various **flash memory** cells

DQ Chow, CC Lee, I Frank, K Yu, EW Lee, ... - US Patent App. 11/ ..., 2007 - [Google Patents](#)

... 222 212- Host **flash** card **controller** 202A- 206A- " **Flash** card interface Electronic **Flash Data Card Flash** ... 10, 2008 Sheet 12 of 25 US 2008/0086631 AI 902 **Flash memory** user storage ... Card NV **registers** Library XYZ image Control program (copy A) Bad **block** map Operation ...

[All 3 versions](#)

 [Create email alert](#) ^{New!}

Google 

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google